

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 1 265 149 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
11.12.2002 Bulletin 2002/50

(51) Int Cl.7: G06F 13/40

(21) Application number: 02100678.8

(22) Date of filing: 07.06.2002

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventor: Sterrantino, Scott  
75035, Frisco (US)

(74) Representative: Holt, Michael et al  
Texas Instruments Ltd.,  
EPD MS/13,  
800 Pavilion Drive  
Northampton Business Park,  
Northampton NN4 7YL (GB)


(30) Priority: 08.06.2001 US 296980 P  
02.11.2001 US 53051

(71) Applicant: Texas Instruments Incorporated  
Dallas, Texas 75251 (US)

(54) Internally and externally biased dual mode 1394 compliant driver

(57) A dual mode output driver circuit (10) within the architecture of a IEEE 1394-1995 IEEE 1394b compliant physical layer (PHY) circuit address the deficiencies of driver incompatibility between the first standard, IEEE 1394-1995, and the latest standard, IEEE 1394b. This output driver circuit (10) of a serial bus structure which directly couples to a cable in a system for digital data transfer to and from the cable over the bus structure includes a current source ( $I_1$ ), a first sub-circuit portion (12), a second sub-circuit portion (14), a switch (18) and an amplifier (20). The first sub-circuit portion (12) includes a reference voltage node ( $V_{ref}$ ). The current source ( $I_1$ ) connects to both the first and second sub-circuit portions (12, 14) to provide current. The second sub-circuit portion (14) includes an external voltage bias node ( $V_{ext}$ ) and a common mode voltage node ( $V_{cm}$ ), where the external voltage bias node ( $V_{ext}$ ) connects to the cable. The switch (18) couples between the first and second sub-circuit portions (12, 14) to provide an internal voltage bias operation mode and an external voltage bias operation mode for the output driver circuit (10) in response to an enable signal (EN). The switch (18) couples to receive a reference voltage ( $V_{ref}$ ), an internal bias voltage ( $V_{int}$ ), and a common mode voltage ( $V_{cm}$ ). The amplifier (20) connects the switch (18) to the first and second sub-circuit portions (12, 14) to supply an amplified difference between the common mode voltage ( $V_{cm}$ ) and the internal bias voltage ( $V_{int}$ ) in the internal voltage bias operation mode and to amplify the difference between the reference voltage ( $V_{ref}$ ) and the common mode voltage ( $V_{cm}$ ) in the external voltage bias operation mode. The amplifier (20) provides this amplified difference to the first and second sub-circuit portions

(12, 14). Thereby, the dual mode driver (10) in accordance with the invention allows either an external voltage bias ( $V_{ext}$ ) to drive current that regulated over a range of external biasing or an internal voltage bias to drive current within the driver circuitry.



## Description

### Field of the Invention

**[0001]** The present invention relates to drivers, and, more particularly, to a dual mode IEEE 1394-1995/1394b compliant output driver circuit having an internal and external voltage bias.

### Background of the Invention

**[0002]** Under Institute of Electrical and Electronic Engineers' (IEEE) standard 1394, a serial bus architecture is capable of providing transmission of multimedia data. This IEEE 1394-1995 standard has revolutionized the transport of digital data for professional and consumer electronics products and computers. By providing an affordable high-speed method of interconnecting digital devices, a more versatile I/O connection has been established. This serial bus architecture is the basis for the integration of all devices involving the transport of digital data including electronic entertainment, communication, and computing, as well as, test and measurement, command and control, and computer peripherals. The scalable architecture and flexible peer-to-peer topology makes IEEE 1394-1995 ideal for connecting devices ranging from printers and computer hard drives to digital audio and video hardware with real time processing requirements for on-time multimedia.

**[0003]** An updated version of the IEEE 1394-1995 standard, IEEE 1394b, provides a high performance serial bus architecture for mass storage, consumer electronics and automotive applications. Specifically, the new standard IEEE 1394b not only doubles the speed of the previous generation of IEEE 1394-1995 devices up to 800, 1600 and 3200 megabits-per-second (Mbps), it also increases distances up to 100 meters. Thus, this updated standard opens the way for new applications for the 1394 high performance serial bus including the FireWire® serial bus architecture developed by Apple® and Texas Instruments Inc®. These enhanced features allow designers of PCs, mass storage, consumer electronics and automotive applications to increase the functionality of designs while simplifying architecture and reducing costs. In particular, the IEEE 1394b serial bus design is ideal for high-bandwidth applications like multimedia. In addition to providing high-speed access, IEEE 1394b supports plug-and-play connections, hot swapping, multiple speeds on the same bus, and isochronous data transfer, as well as providing power to peripheral devices. Thus, the benefits of a system compliant with the new standard include a simple to operate, seamlessly integrated network of digital multimedia peripherals.

**[0004]** The IEEE 1394 standard defines a protocol including a serial bus management block coupled to a transaction layer, a link layer and a physical layer. The physical layer provides the electrical and mechanical

connection between a device or application and the IEEE 1394 cable. The physical layer also provides arbitration to ensure that all devices coupled to the IEEE 1394 bus have access to the bus as well as actual data transmission and reception.

**[0005]** Architecture compliant with IEEE 1394 includes a central processing unit coupled to local memory and a link layer by a processor bus. The link layer couples to a physical layer using control and data signals. The physical layer connects directly to the cable that couples all other peripheral devices in a network or system.

**[0006]** Difficulties arise when a peripheral having the old 1394-1995 standard couples to a network that is compliant with the new standard. Specifically, the driver in the physical layer of IEEE's 1394-1995 standard is regulated over a range of external biasing voltages. In contrast, however, a driver in a physical layer in compliance with the IEEE 1394b standard is regulated over a range of internal biasing voltages.

**[0007]** There is a need for communication between devices that use both IEEE 1394-1995 and IEEE 1394b as their basic transport layer of the network communications system. Accordingly, some drivers compliant with IEEE 1394b must be backwards compatible with any peripheral device that complies with the old standard, IEEE 1394-1995.

**[0008]** Thus, there exists a need for a dual mode driver, having the capability of being externally biased in compliance with IEEE 1394-1995 standard and the capability of being internally biased in compliance with IEEE's 1394b standard.

### Summary of the Invention

**[0009]** To address the above-discussed deficiencies of driver incompatibility between the first standard, IEEE 1394-1995, and the latest standard, IEEE 1394b, the present invention teaches a dual mode output driver circuit within the architecture of a IEEE 1394b compliant physical layer (PHY) circuit. The output driver circuit in accordance with the present invention of a serial bus structure directly coupled to a cable in a system for digital data transfer to and from the cable over the bus structure includes a current source, a first sub-circuit portion, a second sub-circuit portion, a switch and an amplifier. The first sub-circuit portion includes a reference voltage node. The current source connects to both the first and second sub-circuit portions to provide current. The second sub-circuit portion includes an external voltage bias node and a common mode voltage node, where the external voltage bias node connects to the cable. The switch couples between the first and second sub-circuit portions to provide an internal voltage bias operation mode and an external voltage bias operation mode for the output driver circuit in response to an enable signal. The switch couples to receive a reference voltage through the reference voltage node and a com-

mon mode voltage through the common-mode voltage node. In addition, an internal bias voltage is supplied to the switch. In the internal voltage bias operation mode, the amplifier connects the switch to the first and second sub-circuit portions to amplify and supply the difference between the common mode voltage and the internal bias voltage. In the alternative, the amplifier connects the switch to the first and second sub-circuit portions to amplify and supply the difference between the reference voltage and the common mode voltage while operating in the external voltage bias mode.

[0010] Thereby, the dual mode driver in accordance with the invention allows either an external voltage bias to drive current that is regulated over a range of external biasing voltages or an internal voltage bias to drive current within the driver. The output driver circuit forces the bias on the cable. The voltage bias is strong enough to overcome weak biasing from a receiver connected at the other end of the cable. In addition, proper drive currents are maintained through voltage matching of the reference voltage in the external bias mode.

[0011] Advantages of this design include but are not limited to a dual-mode output driver circuit having a significant decrease in silicon area and a significant decrease in output capacitance due to less required circuitry at the output of the driver. This output driver has enhanced matching due to minimal crowding of circuitry near the bondpad and due to a lower required power. In addition, the output driver in accordance with the present invention eliminates the need for redundant current voltage references required by an approach that makes use of multiple drivers to provide an internal bias voltage mode and an external bias voltage mode.

#### Brief Description of the Drawings

[0012] For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawing in which like reference numbers indicate like features and wherein:

the Figure illustrates a dual mode output driver circuit in accordance with the present invention.

#### Detailed Description of Preferred Embodiments

[0013] The Figure illustrates an output driver circuit 10 in accordance with the present invention contained within a serial bus structure which connects directly to a cable (not shown) for the transfer of digital data within a computing system. The output driver circuit 10 includes a current source  $I_1$ , a first sub-circuit portion 12, a second sub-circuit portion 14, a switch 18 and an amplifier 20. The first sub-circuit portion 12 includes a current mirror, comprising transistors  $Q_1$  and  $Q_2$ ; transistors  $Q_4$  and  $Q_5$  coupled to form a reference voltage

node,  $V_{ref}$ ; and a transistor  $Q_6$ . The second sub-circuit portion 14 includes a current mirror, comprising transistors,  $Q_1$  and  $Q_3$ . Transistors  $Q_8$ - $Q_{11}$  and resistors  $R_1$ - $R_4$  couple to from an external voltage bias node,  $V_{ext}$ , and a common mode voltage node,  $V_{cm}$ , where the external voltage bias node  $V_{ext}$  connects to the cable (not shown). The current source  $I_1$  connects to the respective current mirrors in each of the first and second sub-circuit portions, 12 and 14, to provide current. Switch 18 couples between the first and second sub-circuit portions, 12 and 14, to provide an internal voltage bias operation mode and an external voltage bias operation mode for the output driver circuit in response to an enable signal receive at enable signal node EN. The switch 18 couples to receive a reference voltage through the reference voltage node,  $V_{ref}$ , and a common mode voltage through the common-mode voltage node,  $V_{cm}$ . In addition, an internal bias voltage,  $V_{int}$ , is supplied to switch 18. In the internal voltage bias operation mode, the amplifier 20 connects switch 18 to transistors  $Q_6$  and  $Q_7$  to amplify and supply the difference between the common mode voltage,  $V_{cm}$ , and the internal bias voltage,  $V_{int}$ , to the first and second sub-circuit portions, 12 and 14, respectively. In the alternative, the amplifier 20 connects switch 18 to the first and second sub-circuit portions 12 and 14 to amplify and supply the difference between the reference voltage,  $V_{ref}$ , and the common mode voltage,  $V_{cm}$ , while operating in the external voltage bias mode.

[0014] In operation, a reference current from current source  $I_1$  flows through transistor  $Q_1$  and is mirrored on to transistors  $Q_2$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$ , turning transistors  $Q_4$  and  $Q_5$  on. The purpose of transistors  $Q_4$  and  $Q_5$  are to match the voltage drop across transistors  $Q_8$ ,  $Q_9$ ,  $Q_{10}$  and  $Q_{11}$  at the output. Thus, transistors  $Q_4$  and  $Q_5$  must be sized such that the voltage drop across them is the same as the voltage drop across transistors  $Q_8$ ,  $Q_9$ ,  $Q_{10}$  and  $Q_{11}$ . Gates of transistors  $Q_8$ ,  $Q_9$ ,  $Q_{10}$  and  $Q_{11}$  couple to digital signals at nodes  $D_1$ ,  $D_2$ ,  $D_3$  and  $D_4$ . These signals switch these transistors  $Q_8$ ,  $Q_9$ ,  $Q_{10}$  and  $Q_{11}$  on and off. The voltage across transistor  $Q_4$  is the voltage applied to voltage node  $V_{ref}$  minus the voltage drop across transistor  $Q_2$ . In the first mode, the external bias is sensed by the node  $V_{cm}$ . The enable signal for the enable node EN of switch 18 switches low such that the two pass-gates formed by transistors  $Q_{12}$ ,  $Q_{13}$ ,  $Q_{18}$ , and  $Q_{19}$  are enabled. As a result, voltage from node  $V_{ref}$  is the positive input for amplifier 20 and voltage from node  $V_{cm}$  is the negative input for op-amp 20. The external voltage bias  $V_{ext}$  is used to generate the common mode voltage at voltage node  $V_{cm}$ , wherein resistors  $R_1$  and  $R_2$  sense the common mode voltage and resistors  $R_3$  and  $R_4$  provide impedance matching for any cable that will connect to the serial bus structure. If voltage  $V_{cm}$  is greater than the voltage  $V_{ref}$ , the output of the amplifier 20 will be lowered which forces more current to flow through transistors  $Q_6$  and  $Q_7$ . The current at transistor  $Q_6$  is mirrored through transistor  $Q_7$  in the saturation and

triode regions due to the coupling of the gates and sources of both transistors  $Q_6$  and  $Q_7$ . As a result, the voltage at node  $V_{cm}$  is forced to the voltage at node  $V_{ref}$ .

[0015] In the second mode, the internal voltage bias  $V_{int}$  is sensed by switch 18. The current that flows through transistor  $Q_1$  is mirrored to flow through transistors  $Q_2$ ,  $Q_4$ ,  $Q_5$  and  $Q_6$ . The enable signal EN of switch 18 switches high such that the two pass-gates formed by transistors  $Q_{14}$ ,  $Q_{15}$ ,  $Q_{16}$ , and  $Q_{17}$  are enabled. As a result, voltage from voltage node  $V_{int}$  is the negative input for amplifier 20 and the internal voltage from node voltage node  $V_{cm}$  is the positive input for amplifier 20. At this point, voltage  $V_{ext}$  is non-existent and, hence, driver circuit 10 generates the common mode voltage at node  $V_{cm}$ . Even a weak bias received at the external voltage bias node  $V_{ext}$  from a cable will not alter the common mode voltage of node  $V_{cm}$  due to the strength of the internal bias voltage at node  $V_{int}$ . In most cases, the common mode voltage at node  $V_{cm}$  is lower than the voltage at node  $V_{int}$  which lowers the output of the amplifier 20 forcing more current to pass through transistor  $Q_7$  which pulls the common mode voltage node  $V_{cm}$  up to the power supply rail voltage  $V_{cc}$ . At the same time, current across transistor  $Q_3$  pulls node  $V_{cm}$  down to ground. When the voltage at the common mode voltage node  $V_{cm}$  and internal voltage bias node  $V_{int}$  are equal, current from transistors  $Q_3$  and  $Q_7$  balances. Ultimately, the common mode voltage at node  $V_{cm}$  is forced to the internal voltage bias at node  $V_{int}$ .

[0016] Advantages of this design include but are not limited to a dual mode driver for the physical layer of an IEEE 1394b compliant serial bus having a high performance, simple, and cost effective design. Specifically, the driver in accordance with the present invention makes a IEEE 1394b serial bus backwards compliant with the earlier released standard IEEE 1394-1995.

[0017] The reader's attention is directed to all papers and documents which are filed concurrently with this specification and which are open to public inspection with this specification, and the contents of all such papers and documents are incorporated herein by reference.

[0018] All the features disclosed in this specification (including any accompany claims, abstract and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise. Thus, unless expressly stated otherwise, each feature disclosed is one example only of a generic series of equivalent or similar features.

[0019] The terms and expressions which have been employed in the foregoing specification are used therein as terms of description and not of limitation, and there is no intention in the use of such terms and expressions of excluding equivalents of the features shown and described or portions thereof, it being recognized that the scope of the invention is defined and limited only by the claims which follow.

## Claims

1. An output driver circuit of a serial bus structure directly coupled to a cable in a system for digital data transfer to and from the cable over the bus structure, the output driver circuit having a power supply rail and ground, comprising:

a current source;  
 a first sub-circuit portion having a reference voltage node, the first sub-circuit portion coupled to the current source;  
 a second sub-circuit portion coupled to the current source, the second sub-circuit portion having an external voltage bias node and a common mode voltage node, the external voltage bias node coupled to the cable;  
 a switch coupled between the first and second sub-circuit portions to provide an internal voltage bias operation mode and an external voltage bias operation mode for the output driver circuit, the switch having a reference voltage input, an internal bias voltage input, a common mode voltage input and a pair of outputs, the reference voltage input coupled to the reference voltage node, the common mode voltage input coupled to the common mode voltage bias node; and  
 an amplifier having a positive and a negative input and an output, each coupled to a respective one of the pair of outputs of the switch to amplify the difference between the internal bias voltage and the common mode voltage in the internal voltage bias operation mode and to amplify the difference between the reference voltage and the common mode voltage in the external voltage bias operation mode, the output coupled to the first and second sub-circuit portions to provide the amplified difference to the first and second sub-circuit portions.

2. The output driver circuit as recited in claim 1, where-  
 in the first sub-circuit portion comprises:

a current mirror coupled to the current source to mirror the current provided by the current source;  
 a first transistor having a gate, a drain and a source, the source coupled to receive the current from the current mirror, the gate coupled to the power supply rail;  
 a second transistor having a gate, a drain and a source, the drain coupled to the drain of the first transistor to form the reference voltage node, the gate coupled to ground; and  
 a third transistor having a gate, a drain and a source, the drain coupled to the source of the second transistor, the source coupled to the

power supply rail, the gate coupled to the output of the amplifier.

3. The output driver circuit as recited in claim 2, wherein the current mirror comprises:

a fourth transistor having a gate, a drain and a source, the drain and gate coupled to the current source, the source coupled to ground; and a fifth transistor having a gate, a drain and a source, the gate coupled to the gate of the fourth transistor, the drain coupled to the source of the first transistor, the source coupled to ground.

4. The output driver circuit as recited in claim 1, wherein the second sub-circuit portion comprises:

a current mirror coupled to the current source to mirror the current provided by the current source;

a first transistor having a gate, a drain and a source, the source coupled to the current mirror, the gate coupled to a first digital data node; a second transistor having a gate, a drain and a source, the source coupled to the source of the first transistor, the gate coupled to a second digital data node;

a third transistor having a gate, a drain and a source, the drain coupled to the drain of the first transistor, the gate coupled to a third digital data node;

a fourth transistor having a gate, a drain and a source, the drain coupled to the drain of the second transistor, the gate coupled to a fourth digital data node;

a fifth transistor having a gate, a drain and a source, the gate coupled to the output of the amplifier, the source coupled to the power supply rail, the drain coupled to the drain of the third and fourth transistor;

a first resistor coupled between the drain of the first transistor and the common mode voltage node;

a second resistor coupled between the drain of the second transistor and the common mode voltage node;

a first impedance matching resistor coupled between the drain of the first transistor and the external bias voltage node; and

a second impedance matching resistor coupled between the drain of the first transistor and the external bias voltage node.

5. The output driver circuit as recited in claim 4, wherein the current mirror comprises:

a sixth transistor having a gate, a drain and a

source, the drain and gate coupled to the current source, the source coupled to ground; and a seventh transistor having a gate, a drain and a source, the gate coupled to the gate of the sixth transistor, the drain coupled to the source of the first transistor, the source coupled to ground.

6. The output driver circuit as recited in claim 1, wherein the switch comprises:

an inverter coupled to receive the enable signal to provide an inverted enable signal;

a first pass-gate circuit coupled between the reference voltage input and the positive input of the amplifier, the first pass-gate circuit coupled to receive the enable signal and the inverted enable signal;

a second pass-gate circuit coupled between the common-mode voltage input and the positive input of the amplifier, the second pass-gate circuit coupled to receive the enable signal and the inverted enable signal;

a third pass-gate circuit coupled between the internal bias voltage input and the negative input of the amplifier, the third pass-gate circuit coupled to receive the enable signal and the inverted enable signal; and

a fourth pass-gate circuit coupled to the common-mode voltage input and the negative input of the amplifier, the second pass-gate circuit coupled to receive the enable signal and the inverted enable signal.

7. The output driver circuit as recited in claim 6, wherein the first pass-gate circuit comprises:

a n-type transistor having a drain, a source, and a gate, the gate coupled to receive the inverted enable signal, the drain coupled to the positive input of the amplifier, the source coupled to the reference voltage node; and

a p-type transistor having a drain, a source, and a gate, the gate coupled to receive the enable signal, the drain coupled to positive input of the amplifier, the source coupled to the reference voltage node.

8. The output driver circuit as recited in claim 6, wherein the second pass-gate circuit comprises:

a n-type transistor having a drain, a source, and a gate, the gate coupled to receive the enable signal, the drain coupled to the positive input of the amplifier, the source coupled to the common-mode voltage node; and

a p-type transistor having a drain, a source, and a gate, the gate coupled to receive the inverted

enable signal, the drain coupled to positive input of the amplifier, the source coupled to the common-mode voltage node.

9. The output driver circuit as recited in claim 6, wherein the third pass-gate circuit comprises:

a n-type transistor having a drain, a source, and a gate, the gate coupled to receive the enable signal, the drain coupled to the negative input of the amplifier, the source coupled to the internal bias voltage node; and  
a p-type transistor having a drain, a source, and a gate, the gate coupled to receive the inverted enable signal, the drain coupled to negative input of the amplifier, the source coupled to the internal bias voltage node.

10. The output driver circuit as recited in claim 6, wherein the fourth pass-gate circuit comprises:

a n-type transistor having a drain, a source, and a gate, the gate coupled to receive the inverted enable signal, the drain coupled to the negative input of the amplifier, the source coupled to the common-mode voltage node; and  
a p-type transistor having a drain, a source, and a gate, the gate coupled to receive the enable signal, the drain coupled to negative input of the amplifier, the source coupled to the common-mode voltage node.

11. The output driver circuit as recited in claim 1, wherein the bus structure is an IEEE 1394-1995/IEEE1394b bus structure.

12. An output driver circuit of a serial bus structure directly coupled to a cable in a system for digital data transfer to and from the cable over the bus structure, the output driver circuit having a power supply rail and ground, comprising:

a current source  
a first current mirror coupled to the current source to mirror the current provided by the current source;  
a first transistor having a gate, a drain and a source, the source coupled to receive the current from the current mirror, the gate coupled to the power supply rail;  
a second transistor having a gate, a drain and a source, the drain coupled to the drain of the first transistor to form a reference node, the gate coupled to ground;  
a third transistor having a gate, a drain and a source, the drain coupled to the source of the second transistor, the source coupled to the power supply rail;

a switch having a first, a second and a third input and a first and a second output, the first input coupled to the reference node, the second input coupled to an internal bias voltage node to switch between a first and a second mode of operation;

an amplifier having a positive input, a negative input, and an output, the positive input coupled to the first output of the switch, the negative input coupled to the second output of the switch, the output coupled to the gate of the third transistor;

a fourth transistor having a gate, a drain and a source, the gate coupled to the gate of the third transistor, the source coupled to the power supply rail;

an output circuit having a common mode voltage node and an external bias voltage node, the common mode voltage node coupled to the third input of the switch, the output circuit coupled to the drain of the fourth transistor; and  
a second current mirror coupled between the current source and the output circuit to mirror the current provided by the current source.

13. The output driver circuit as recited in claim 12, wherein the output circuit comprises:

a fifth transistor having a gate, a drain and a source, the source coupled to current mirror, the gate coupled to a first digital data node;

a sixth transistor having a gate, a drain and a source, the source coupled to current mirror, the gate coupled to a second digital data node;

a seventh transistor having a gate, a drain and a source, the drain coupled to the drain of the fifth transistor, the gate coupled to a third digital data node, the source coupled to the drain of the fourth transistor;


a eighth transistor having a gate, a drain and a source, the drain coupled to the drain of the sixth transistor, the gate coupled to a fourth digital data node, the source coupled to the drain of the fourth transistor;

a first resistor coupled between the drain of the first transistor and the common mode voltage node;

a second resistor coupled between the drain of the second transistor and the common mode voltage node;


a first impedance matching resistor coupled between the drain of the first transistor and the external bias voltage node; and

a second impedance matching resistor coupled between the drain of the first transistor and the external bias voltage node.



**THIS PAGE BLANK (USPTO)**





Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 1 265 149 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:  
23.04.2003 Bulletin 2003/17

(51) Int Cl.7: **G06F 13/40**

(43) Date of publication A2:  
11.12.2002 Bulletin 2002/50

(21) Application number: **02100678.8**

(22) Date of filing: **07.06.2002**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR**  
Designated Extension States:  
**AL LT LV MK RO SI**

(30) Priority: **08.06.2001 US 296980 P**  
**02.11.2001 US 53051**

(71) Applicant: **Texas Instruments Incorporated**  
**Dallas, Texas 75251 (US)**


(72) Inventor: **Sterrantino, Scott**  
**75035, Frisco (US)**

(74) Representative: **Holt, Michael et al**  
**Texas Instruments Ltd.,**  
**EPD MS/13,**  
**800 Pavilion Drive**  
**Northampton Business Park,**  
**Northampton NN4 7YL (GB)**

(54) **Internally and externally biased dual mode 1394 compliant driver**

(57) A dual mode output driver circuit (10) within the architecture of a IEEE 1394-1995 IEEE 1394b compliant physical layer (PHY) circuit address the deficiencies of driver incompatibility between the first standard, IEEE 1394-1995, and the latest standard, IEEE 1394b. This output driver circuit (10) of a serial bus structure which directly couples to a cable in a system for digital data transfer to and from the cable over the bus structure includes a current source ( $I_1$ ), a first sub-circuit portion (12), a second sub-circuit portion (14), a switch (18) and an amplifier (20). The first sub-circuit portion (12) includes a reference voltage node ( $V_{ref}$ ). The current source ( $I_1$ ) connects to both the first and second sub-circuit portions (12, 14) to provide current. The second sub-circuit portion (14) includes an external voltage bias node ( $V_{ext}$ ) and a common mode voltage node ( $V_{cm}$ ), where the external voltage bias node ( $V_{ext}$ ) connects to the cable. The switch (18) couples between the first and second sub-circuit portions (12, 14) to provide an internal voltage bias operation mode and an external voltage bias operation mode for the output driver circuit (10) in response to an enable signal (EN). The switch (18) couples to receive a reference voltage ( $V_{ref}$ ), an internal bias voltage ( $V_{int}$ ), and a common mode voltage ( $V_{cm}$ ). The amplifier (20) connects the switch (18) to the first and second sub-circuit portions (12, 14) to supply an amplified difference between the common mode voltage ( $V_{cm}$ ) and the internal bias voltage ( $V_{int}$ ) in the internal voltage bias operation mode and to amplify the difference between the reference voltage ( $V_{ref}$ ) and the com-

mon mode voltage ( $V_{cm}$ ) in the external voltage bias operation mode. The amplifier (20) provides this amplified difference to the first and second sub-circuit portions (12, 14). Thereby, the dual mode driver (10) in accordance with the invention allows either an external voltage bias ( $V_{ext}$ ) to drive current that regulated over a range of external biasing or an internal voltage bias to drive current within the driver circuitry.





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 02 10 0678

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	US 5 880 599 A (BRUNO KEVIN J) 9 March 1999 (1999-03-09) * column 1, line 41 - column 2, line 9 * * column 3, line 1 - column 6, line 40 * * figures 1A-1C, 2 * ---	1-13	G06F13/40
A	WO 00 31650 A (MICREL INC) 2 June 2000 (2000-06-02) * abstract * * page 1, line 6 - page 3, line 24 * ---	1-13	
A	DE 197 15 455 A (THESYS GES FUER MIKROELEKTRONIK) 15 October 1998 (1998-10-15) * abstract * * column 1, line 47 - column 2, line 10 * * column 2, line 44 - column 3, line 46 * * figures 1-3 * -----	1-13	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G06F
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 27 February 2003	Examiner Rudolph, S
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 (3.82) (P04/01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 02 10 0678

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

27-02-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5880599	A	09-03-1999	AU	5521898 A	03-07-1998
			WO	9826354 A1	18-06-1998
			US	5920204 A	06-07-1999
-----					
WO 0031650	A	02-06-2000	US	6356582 B1	12-03-2002
			EP	1131733 A1	12-09-2001
			WO	0031650 A1	02-06-2000
-----					
DE 19715455	A	15-10-1998	DE	19715455 A1	15-10-1998
-----					

**THIS PAGE BLANK (USPTO)**